ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18

Stylesheet Version v18.0

Title of Invention

COMPLIANT PASSIVATED EDGE SEAL FOR LOW-KINTERCONNECT STRUCTURES

Application Number:

Confirmation Number:

First Named Applicant:

Daniel Edelstein

Attorney Docket Number:

FIS920030255US1

Art Unit:

Examiner:

Search string:

(5742094 or 6538214 or 6372527 or 5679977 or 6271578 or 5665655 or 6383893

or 20020117759).pn

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

| init | Cite.No. | Patent No. | Date | Patentee | Kind | Class | Subclass |
|------|----------|------------|------------|-------------------|------|-------|--------------|
| pr | 1 | 5742094 | 1998-04-21 | Ting | | | ST-70-7-2-7- |
| | 2 | 6538214 | 2003-03-25 | Khandros | | | |
| | 3 | 6372527 | 2002-04-16 | Khandros, et al. | | | |
| | 4 | 5679977 | 1997-10-21 | Khandros, et al. | | | |
| | 5 | 6271578 | 2001-08-07 | Mitwalsky, et al. | | | |
| | 6 | 5665655 | 1997-09-09 | White | | | |
| AN. | 7 | 6383893 | 2002-05-07 | Begle, et al. | | | |

US Published Applications

Note: Applicant is not required to submit a paper copy of cited US Published Applications

| init | Cite.No. | Pub. No. | Date | Applicant | Kind | Class | Subclass |
|------|----------|-------------|------------|---------------|------|-------|----------|
| | 1 | 20020117759 | 2002-08-29 | Bauch, et al. | | | |

Signature

| Examiner Name | Date , |
|---------------|----------|
| ob flrums | 11/1/12/ |

| | | | | Docket Number (Optional) Application Number | | | |
|-------|--|---------|--|--|---|--|--|
| OIPE | | | | FIS920030255US1 | 10/707,713 | | |
| | INFORMATION DISCLOSURE CITATION Guse several sheets if necessary) | | | Applicant(s) Daniel C. Edelstein, et al. | | | |
| BATES | FEB 021 | يز 2004 | | Filing Date | Group Art Unit | | |
| | | | | 1/6/04 | Not Yet Assigned | | |
| 7 | MADEN DHADEN | ABK | OTHER DOCUMENTS (Including Author, Titl | le, Date, Pertinent Pages, Etc.) | | | |
| .(| pW | | H. A. Reed et al., "Compliant Wafer Level Packa Interconnections," Proc. of IEEE 2001 Internation | ge (CWLP) With Embedded Air-Gap onal Interconnect Technology Confere | s For Sea of Leads (SoL) nce, pp. 151-153. | | |
| | | | M.S. Bakir et al., "Sea of Leads Microwave Char- IEEE 2002 International Interconnect Technology | acterization and Process Integration v y Conference, pp. 116-118. | vith FEOL and BEOL," Proc. of | | |
| | A. Mule et al., "Optical Waveguides With E Wafer-Level Package," Proc. of IEEE 2002 | | | pedded Air-Gap Cladding Integrated Within a Sea-of-Leads (SoL) ternational Interconnect Technology Conference, pp. 122-124. | | | |
| | | | "Chip Pad Process" IBM Technical Disclosure bu | ulletin, Oct. 1991. | | | |
| | | | "Via Reliability Problem Eliminated by an Offset 310-311 | Elliptical Via," IBM Technical Disc | losure Bulletin, Jan. 1998, pp. | | |
| Ø | ger | | "Structure for the Passivation of Semiconductor (| Chips," IBM Technical Disclosure Bu | lletin, Aug. 1973, p. 728 | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | , | | |
| EXA | MINER | a | AN MILLE | DATE CONSIDERED | 184 | | |

*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.